Vore_Microcomputers/lifeblood_os
3
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Compare commits

base: Vore_Microcomputers:897deba6c8c4d12ac8b76fb38ef8275777051d3d
Branches Tags
Vore_Microcomputers:mommy
Vore_Microcomputers:develop
..
compare: Vore_Microcomputers:111f16b3b4ab572dea164aa88ac4dda1cba87b55
Branches Tags
Vore_Microcomputers:develop
Vore_Microcomputers:mommy

No commits in common. "897deba6c8c4d12ac8b76fb38ef8275777051d3d" and "111f16b3b4ab572dea164aa88ac4dda1cba87b55" have entirely different histories.
897deba6c8 ... 111f16b3b4

1 changed files with 0 additions and 5 deletions
Show stats Expand all files Collapse all files

5
ddi/src/arch/riscv32/mod.rs
View file

@ -98,11 +98,6 @@ pub fn apply_relocation(segment_buffer: &mut [u8], current_segment_base: u32, ta
x if x == RiscVRelocationType::None as u16 => { x if x == RiscVRelocationType::None as u16 => {
// do nothing // do nothing
} }
x if x == RiscVRelocationType::R32 as u16 => {
let ptr = relocation_header.relocation_pointer as usize;
let addr = relocation_header.target_pointer as u32 + target_segment_base;
segment_buffer[ptr..ptr+4].copy_from_slice(&addr.to_le_bytes());
}
x if x == RiscVRelocationType::CallPLT as u16 || x == RiscVRelocationType::Call as u16 => { x if x == RiscVRelocationType::CallPLT as u16 || x == RiscVRelocationType::Call as u16 => {
// these are relative, do nothing for now // these are relative, do nothing for now
} }